Digital IC Design Engineer (Fixed-Term Contract, Part-Time)
Renesas Electronics
, Lviv,
4 дня назад
... timing analysis (STA), formal verification, logic equivalence checking; Lab evaluation and ... . UVM, ABV); Familiarity with RTL logic design, design constraints, synthesis, P& ...
ua.talent.com