Associate Digital IC Design Engineer (Fixed-Term Contract, Part-time)
Renesas Electronics
, Lviv,
8 дней назад
... timing analysis (STA), formal verification, logic equivalence checking;Lab evaluation and ... . UVM, ABV);Familiarity with RTL logic design, design constraints, synthesis, P& ...
ua.talent.com