Digital IC Design Engineer
Renesas Electronics
, Lviv,
месяц назад
... bench development using Verilog VHDL Static timing analysis (STA), formal verification, ... , design constraints, synthesis, P&R, static timing analysis and formal verification ...
ua.talent.com