Associate Digital IC Design Engineer (Fixed-Term Contract, Part-time)
Renesas Electronics
, Lviv,
23 дня назад
... bench development using Verilog VHDL;Static timing analysis (STA), formal verification, ... , design constraints, synthesis, P&R, static timing analysis and formal verification. ...
ua.talent.com