Associate Digital IC Design Engineer (Fixed-Term Contract, Part-time)
Renesas Electronics
, Lviv,
2 дня назад
... and test bench development using Verilog VHDL;Static timing analysis (STA), ... circuits;Knowledge of Xcelium,(System)Verilog VHDL scripting languages;Full understanding ...
ua.talent.com