Associate Digital IC Design Engineer
Renesas Electronics
, Lviv,
10 дней назад
... using Verilog VHDL;Static timing analysis (STA), formal verification, logic equivalence ... , synthesis, P&R, static timing analysis and formal verification.Additional InformationFriendly ...
ua.talent.com