Associate Digital IC Design Engineer (Fixed-Term Contract, Part-time)
Renesas Electronics
, Lviv,
28 днів тому
... test bench development using Verilog VHDL;Static timing analysis (STA), formal ... ;Knowledge of Xcelium,(System)Verilog VHDL scripting languages;Full understanding of ...
ua.talent.com