Associate Digital IC Design Engineer
Renesas Electronics
, Lviv,
3 дні тому
... timing analysis (STA), formal verification, logic equivalence checking;Lab evaluation and ... . UVM, ABV);Familiarity with RTL logic design, design constraints, synthesis, P& ... . Our people-first culture and global support system, including the remote ...
ua.talent.com