Intern Verification Engineer
Renesas Electronics
, Lviv,
15 днів тому
... team as an Intern Verification Engineer in Lviv office.The role: ... in analog digital design or test engineering.Knowledge of electrical properties, ... Verilog, TCL, Python, Bash, Perl, C C++).Understanding of advanced verification methodologies ( ...
ua.talent.com